

MICROELECTRONIC  
CIRCUITS

ASSIGNMENT - 2

GROUP - 162

SET - 3

Dhairya Anra

2019A3PS0227P

Krishang Saharia

2019A3PS0310P

## Question 1

CSA Amplifier

Required Specifications

- (i) Voltage Gain =  $70 \pm 5\%$  dB
- (ii) 3dB frequency =  $60\text{k} \pm 5\%$  rad/s
- (iii) Power Dissipation =  $2 \pm 5\%$  mW

## Question 2

Emitter follower


Required Specifications

- (i) Current Gain =  $85 \pm 5\%$  dB
- (ii) 3dB frequency =  $60\text{k} \pm 5\%$  rad/s
- (iii) Power Dissipation =  $2 \pm 5\%$  mW

Q1

0227P  
0310P

CIRCUIT



DC operating point

$$V_g = 1.617 \text{ V} = V_{g2} = V_{g5} = V_{g7}$$

$$V_1 = 1.116 \text{ V} = V_{g4}$$

$$V_2 = 1.089 \text{ V} = V_{g6}$$

$$V_{out} = 1.566 \text{ V}$$

$$V_{g1} = 1.11445 \text{ V}$$

$$I_{ref} = 190.45 \text{ mA}$$

$$I_1 = 190.015 \text{ mA}$$

$$I_3 = 181.9 \text{ mA}$$

## CIRCUIT DESCRIPTION

0227P  
0310P

The circuit designed is most common design for a Common Source Amplifier. One current mirror arm ~~and~~ ~~the~~ to get perfect / or desired bias in the Amplifier MOSFET. Three stages have been cascaded for the purpose of increment of gain, which was quite high, around 70dB.

All MOSFETS work in saturation region as clear through the DC operating point. The load capacitor's value is increased to a high value to get desired bandwidth.

Also some (2) capacitors ( $C_{gd}$ ) were added before 2 stages for the improvement in phase plot of the Amplifier.

The calculations, results,  $\frac{W}{L}$  values are shown. Also changes made and extra additions to circuit are also listed towards end.

Power consumption  $\approx 2 \text{ mW}$  (acc. to spec)

$$\text{So } 3.3 \times I_{\text{Total}} = 2 \text{ mW}$$

$$\Rightarrow 3.3 \times (50 \mu\text{A} + I_1 + I_2 + I_3) = 2 \text{ mW}$$

$$\Rightarrow I_1 + I_2 + I_3 = 556.06 \mu\text{A}$$

So if we take them all equal

$$\text{we get } I_1 = I_2 = I_3 = 185.35 \mu\text{A}$$

Now for first <sup>(amplifier)</sup> arm

$V_{SG}$  is same as  $V_{SG}$  of pmos (M) in Reference arm.

and  $V_D$  of M2 =  $V_{DS}$  of M1

$$\text{and } V_{DS}(M_1) > V_{GS_{M_1}} - V_t$$

$$V_{DS} > 1.114 - 0.67$$

$$\Rightarrow V_D > 0.44 \text{ V}$$

$$\Rightarrow V_{SP} < 2.856 \text{ V}$$

$$\Rightarrow \text{also } V_{SD} > V_{SG} - 0.9214$$

$$\text{(or } V_D < V_G(\text{PMOS}) + 0.9214$$

for M7 arm

$$50 = \frac{1}{2} K_p \left( \frac{W}{L} \right) V_{ov}^2 (1 + \lambda V_{sp})$$

$$100 = K_p \left( \frac{W}{L} \right)_7 V_{ov}^2 (1 + \lambda V_{sp7}) \quad \text{--- (1)}$$

for (M<sub>2</sub>, M<sub>1</sub> arm) (1st amp arm)

$$185.35 = \frac{K_p}{2} \left( \frac{W}{L} \right)_2 V_{ov}^2 (1 + \lambda V_{sp2}) \quad \text{--- (2)}$$

[V<sub>ov</sub> is same for both]  
as V<sub>G</sub> is same

Taking  $\lambda \approx 0$ 

we get (Divide) (2) by (1)

$$3.7 = \frac{\left( \frac{W}{L} \right)_2}{\left( \frac{W}{L} \right)_7}$$

$$\text{Taking } \left( \frac{W}{L} \right)_7 \approx 5$$

$$\text{So } \left( \frac{W}{L} \right)_2 = 18.5$$

$\Rightarrow \left( \frac{W}{L} \right)_1 \approx 18.5$  only to allow  
current I<sub>p</sub> to flow

0227P  
0310P

Similarly for the other amplifier arms

$$\left(\frac{W}{L}\right)_{M5} = \left(\frac{W}{L}\right)_{M7} = 18.5$$

$$\left(\frac{W}{L}\right)_{M4} = \left(\frac{W}{L}\right)_{M6} = 18.5$$

TABLE of  $\frac{W}{L}$  calculations  
VS Simulation  $\left(\frac{W}{L}\right)$ .

MOSFET	Hand Calc.	Simulation
M1	18.5	15
M2	18.5	15
M3	5	5
M4	18.5	15
M5	18.5	15
M6	18.5	15
M7	18.5	15

# Specifications

## SPECIFICATIONS AND RESULTS TABLE

Specs	Required	Simulation
1. Voltage Gain	66.5 - 73.5 dB	71.95 dB
2. 3dB Bandwidth	9.07 - 10.026 kHz	9.77 kHz
3. Power Dissipation	1.9 - 2.1 mW	1.97 mW
4. Output Swing	2.64 V (at least)	2.66 V
5. Phase margin	at least 45°	176.25°
6. Power rails	3.3V & gnd	3.3V & gnd
7. Current Source	50mA (1)	50mA (1)
8. ICMR	0.66 - 2.64V	1.112 - 1.116V
9. Gain margin		59.08 dB
10. $R_{in}$		38.06 MΩ
11. $R_{out}$		60 KΩ


### EXTRA CHANGES DONE

1. Load ( $C_2$ ) we increased to 670 pF from 1 pF to reduce to 3dB bandwidth to required (desired value).
2.  $C_1$  and  $C_3$  were added in model for phase plot. ~~and for making the model stable~~. Since  $C_{gd}$  plays an imp. role in poles/zeros and Amplitude/Phase plots. They made the phase more clearer and real. It was coming positive (the whole phase plot) without  $C_1$  &  $C_3$ .


# SPICE NETLIST

0227P  
0310P

```
M1 1 Vin 0 0 NMOS l=600n w=9u
M2 Vdd Vg 1 Vdd PMOS l=600n w=9u
M3 Vdd Vg Vg Vdd PMOS l=600n w=3u
I1 Vg 0 50u
V1 Vdd 0 3.3
V2 Vin 0 Sine(1.11445 650u 10K) AC 650u
M4 2 1 0 0 NMOS l=600n w=9u
M5 Vdd Vg 2 Vdd PMOS l=600n w=9u
M6 out 2 0 0 NMOS l=600n w=9u
M7 Vdd Vg out Vdd PMOS l=600n w=9u
C2 out 0 670p
C1 2 out 1p
C3 1 2 5p
.model NMOS NMOS
.model PMOS PMOS
.op
.ac dec 100 1 1G
.dc V2 0 5 0.000001
tran 1m
.backanno
.end
```



# VOLTAGE TRANSFER CHARACTERISTICS.




# FREQUENCY RESPONSE

Mag - 68.96 dB

SL

Freq - 9.772 Hz

$$\frac{V_{out}}{V_{in}}$$





## CIRCUIT DESCRIPTION

The topology used here is MOSFET current mirror to get desired current in the arm of emitter follower. The emitter follower has been chosen as Darlington pair because of high current gain, specifications.

Calculations of  $\frac{W}{L}$  of both MOSFETS is shown and the Table of specifications required and specifications achieved is also drawn. Along with the Tradeoffs and changes done to the circuit are mentioned.

$$I_1 = 50 \mu\text{A}$$

$$I_1 = \frac{K_n}{2} \left(\frac{W}{L}\right)_2 V_{ov}^2 (1 + \lambda V_{DS})$$

$$I_3 = \frac{K_n}{2} \left(\frac{W}{L}\right)_1 V_{ov}^2 (1 + \lambda V_{DS2})$$

Supposing  $\lambda$  to be very small

$$\text{we get } \frac{I_1}{I_3} = \frac{(W/L)_2}{(W/L)_1}$$

Now using power consumption constraint

$$\text{we get } I_3 = 556.06 \text{ mA}$$

$$\Rightarrow \frac{(W/L)_2}{(W/L)_1} = \frac{50}{556.06}$$

$$\text{So } \left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 \times \frac{556.06}{50}$$

$$\left(\frac{W}{L}\right)_1 = 11.12 \left(\frac{W}{L}\right)_2$$

$$\text{Take } \left(\frac{W}{L}\right)_2 = 5 \quad \text{So } \left(\frac{W}{L}\right)_1 = 55.6$$

	Spice Values of $\left(\frac{W}{L}\right)$	Calculated Values
M <sub>1</sub>	28.33	55.6
M <sub>2</sub>	5	5

SPECIFICATIONS TABLE

	Specs	Required	Achieved (Sim)
1.	Current Gain	80.75 - 89.25 dB	86.67 dB
2.	Power Consump <sup>n</sup>	1.9 - 2.1 mW	1.923 mW
3.	3dB Bandwidth	9K - 10KHz	9.77KHz
4.	Phase margin	45°	≈ 180°
5.	Gain margin		55dB
6.	ICMR	0.66 - 2.64V	0.8 - 3.3V
7.	Output Swing	2.64V	[0.2V]*
8.	I <sub>ref</sub>	50MA	50MA
9.	Voltage rail	3.3V - gnd	3.3V - gnd
10.	R <sub>in</sub>		25MΩ
11.	R <sub>out</sub>		<del>20KΩ</del> 20KΩ

## TRADE-OFFS AND SOME CHANGES

1- ~~Since~~ The capacitor value required to be  $1\text{pF}$ . That is changed to a considerably high value, i.e.  $180\text{nF}$  to achieve the desired  $3\text{dB}$  bandwidth.

Now changing capacitor value posed a Trade off :- The output voltage swing reduced considerably from around  $2.6\text{V}$  (as it was in case when  $C_{\text{load}} = 1\text{pF}$ ) to  $0.2\text{V}$ .

⇒ Since we had to choose ~~between~~ 1 b/w 2 of the specifications we decided to go for the  $3\text{dB}$  bandwidth and increased the capacitor value to  $180\text{nF}$ .


⇒ Had we gone for  $1\text{pF}$  capacitance at load, then  $3\text{dB}$  BW come out to be in Megahertz which is much much higher than  $10\text{kHz}$ . But in that case our output swing would be just fine.

# SPICE NETLIST

0227P  
0310P

```
Vdd      3      0      3.3
Q2       3      4      out  0      BC107B
C2       out   0      180n
Q1       3      2      4      0      BC107B
Vin      in    0      SINE (2.5 1.4 10K) AC 1.4
I1       3      1      50u
M1       out   1      0      0      NMOS L=600n W=17u
M2       1     1      0      0      NMOS L=600n W=3u
R1       in    2      40K
.model   NPN   NPN
.model   PNP   PNP
;dc      Vin   0 3.3 0.0)
;ac      dec  100 1 1G)
;op
;tran 1m
.model   BC107B NPN( - - - )
.model   NMOS  NMOS( - - - )
.backanno
.end.
```

$V_{out}$  vs  $V_{Base}$   
VOLTAGE TRANSFER CHARACTERISTICS.



$I_d(m_1) / i(r_1)$  current gain

82

